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1571 ABSTRACT 
A new and improved apparatus and method for demod- 
ulation of quaternary phase shift keyed (QPSK) data, 
particularly unbalanced QPSK, with phase adjustment 
of the output of a phase-locked loop local oscillator to 
reduce sensitivity to amplitude variations internal to 
the demodulator. 
18 Claims, 4 Drawing Figures 
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UNBALANCED QUADRIPHASE DEMODULATOR 
ORIGIN OF THE INVENTION 
The invention described herein was made by employ- 
ees of the U.S. Government and may be manufactured 
and used by or for the Government of the United States 
of America for governmental purposes without the 
payment of any royalties thereon or therefor. 
BACKGROUND OF THE INVENTION 
1. Field of Invention 
The present invention relates to demodulation of 
2. Description of Prior Art 
Prior art communication systems have used balanced 
quaternary phase shift keying (QPSK) of two data bit 
streams onto a carrier. 
Prior art QPSK demodulators, such as in U.S. Pat. 
No. 3,594,65 1, multiplied the incoming QPSK signal 
with a local QPSK reference signal generated by the 
summation of two PSK signals and formed error signals 
from the product of such multiplication to control the 
output of a voltage controlled oscillator in a phase- 
locked loop. These amplitude adjusting demodulators 
involving a summation of two signals were susceptible 
to gain and bias fluctuations and other factors, such as 
temperature, affecting gain stability or signal ampli- 
tudes. 
However, where two data streams are at different 
data rates, it has recently been found desirable to un- 
balance the amount of phase shift indicating data bits, 
for example using 26", 206", -26" and -206", to equal- 
ize bit error rate probability in the data streams. This 
technique is particularly of interest where the data 
rates are significantly different, such as in spacecraft 
communication. In unbalanced quadriphase modula- 
tion, the carrier phase shifts between successive sam- 
ples are not multiples, such as 90°, 1 80°, 270°, etc., of 
a common phase 90" increment as was the case with 
balanced quadriphase, since signal power levels in the 
data streams differ in order to equalize bit error rate 
probability. 
To account for the unbalance in the signal set, past 
quadriphase demodulators were modified to produce 
an error signal by summing the tracking signals in dif- 
ferent voltage ratios defined by the power ratio be- 
tween the two data channels. However, this voltage 
magnitude adjustment still led to sensitivity to internal 
amplitude changes. 
SUMMARY OF THE INVENTION 
Briefly, the present invention provides a new and 
improved method and apparatus for demodulating qua- 
ternary phase-shift keyed (QPSK), or quadriphase, 
data, particularly unbalanced data, from an incoming 
signal. A demodulating signal is formed in a local oscil- 
lator, and sent to a multiplying circuit to extract the 
data. In addition, the phase of the demodulating signal 
is adjusted to coincide with one of the four phases of 
the unbalanced quadriphase data. The phase adjusted 
demodulating signal is then multiplied with the incom- 
ing signal to generate phase tracking signals for the 
local oscillator. By using phase adjustment according to 
the present invention rather than amplitude adjustment 
as a demodulating technique, tracking performance is 
improved and sensitivity to voltage level changes 
caused by gain and bias variations is reduced. 
quaternary phase shift keyed (QPSK) data. 
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It is an object of the present invention to provide a 
new and improved method and apparatus for demodu- 
lation of unbalanced quadriphase data. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a phasor diagram of balanced quadriphase 
data; 
FIGS. 2A and 2B are phasor diagrams of unbalanced 
quadriphase data and signals used in unbalanced quad- 
riphase demodulation according to the present inven- 
tion; and 
FIG. 3 is a schematic electrical circuit diagram of an 
unbalanced quadriphase demodulator according to the 
present invention. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT: 
In the drawings, phasors 10,12,14 and 16 (FIG. 1) 
illustrate an example prior art balanced quaternary 
phase-shift keyed (QPSK) data used to communicate 
data from two parallel bit streams. An incoming signal 
in phase with the phasor 10 represents binary data bits 
00, for example. Similarly, incoming signals in phase 
with the phasors 12,14 and 16 represent binary bits 10, 
1 1 and 0 1, respectively. 
It has recently been found desirable where the paral- 
lel data bit streams are at different data rates, such as in 
spacecraft communications and telemetry, to use dif- 
fering power levels in the data bit streams in order to 
equalize the bit error rate probability in the data. When 
the power levels in the data streams differ, however, 
the phase shifts are unbalanced by angles whose tan- 
gents represent the ratio of the square root of the 
power levels. 
Referring now to FIG. 2A, phasors are shown repre- 
senting an unbalanced quadrature or quaternary phase- 
shift keyed data signal wherein 80 percent of available 
signal power is used in one data bit stream, while the 
4o remaining 20 percent of the available signal power is 
used in the other of the parallel data bit streams. With 
an 80-20 percent power allocation, an incoming signal 
V1 represented by a phasor 18 at a phase angle of 26" 
with respect to a local oscillator output indicated by a 
45 phasor 20 represents data bits 11 in the two parallel 
data streams. Similarly, an incoming signal V2, repre- 
sented by phasor 22 at a phase angle of -26" with re- 
spect to the local oscillator output phasor 20 represents 
data bits 10 in the data bit streams. An incoming signal 
50 -V1 represented by phasor 24 at a phase angle of 
-154O, or 206", with respect to the oscillator phasor 20 
represents data bits 00, while an incoming signal -V2 
represented by phasor 26 at a phase angle of -206", or 
-154", with respect to the phasor 20 indicates data bits 
55 01. It should be understood that the phase angles set 
forth above are given by way of example and that other 
phase angles of unbalance may be used according to 
the present invention depending upon the allocation of 
power levels between the parallel bit streams to equal- 
Considering now the apparatus of the present inven- 
tion (FIG. 3), a demodulator D according to the pre- 
sent invention receives incoming carrier signals carry- 
ing thereon unbalanced quaternary or quadrature 
65 phase-shift keyed signals over a conductor 30. The 
incoming signal is provided over a conductor 32 to a 
multiplier circuit M which demodulates the data from 
the incoming signal and over a conductor 34 to a local 
60 ize the bit error rate probability therebetween. 
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oscillator circuit 0 which forms a demodulating signal which is transmitted over a conductor 84 to a loop filter 
in a manner to be set forth. 86. 
The multiplying circuit M receives the demodulating The loop filter 86 is a conventional loop filter which 
signal from the oscillator circuit 0 over a conductor 36 furnishes the error signal provided thereto over the 
at a first multiplier 38 which multiplies together the 5 conductor 84 to a voltage-controlled oscillator (VCO) 
demodulating signal and the incoming data stream 88 over a conductor 90. The bandwidth of the loop 
presented thereto over a conductor 40. A first band- filter 86 is set according to the desired tracking per- 
pass filter 42 designed to pass the first of the parallel formance of the oscillator 88 and the desired rate of 
data streams is connected to the multiplier 38 to pass acquisition of the incoming signal. The passband of the 
therefrom data bits in the first data bit stream over a 10 loop filter 86 should be as narrow as possible to maxi- 
conductor 44. mize the signal-to-noise ratio in the incoming signal but 
The demodulating signal present on the conductor 36 sufficiently wide to compensate for doppler effects in 
is also furnished to a quadrature phase shift, or +90°, the incoming signal where data is being sent from a 
circuit 46 to form a quadrature demodulating signal in moving spacecraft or the like. 
phase quadrature with the demodulating signal present 15 As is understood by those in the art, in the phase- 
on conductor 36. The quadrature demodulating signal locked loop oscillator 0, the error signal provided over 
output of the circuit 46 is provided to a second multi- the conductor 90 to the oscillator 88 controls the out- 
plier 48 which multiplies the quadrature demodulating put frequency of the oscillator 88 and maintains the 
signal with the incoming signal from conductor 32 over output of such oscillator 88 locked with the frequency 
a conductor 50 to demodulate the second of the paral- 20 of the incoming QPSK signal on the conductor 30. The 
le1 data bit streams in the incoming signal from the output frequency signal from the oscillator 88 is pro- 
carrier of the incoming signal. The output of multiplier vided over a conductor 91 to the conductor 36 for use 
48 is provided to a second bandpass filter 52 designed in the multiplier circuit M, as has been set forth above, 
to pass the second of the parallel data bit streams so and to a time delay circuit 92 which introduces a time 
that the second of the parallel data bit streams is pro- 25 delay into the output signal from the oscillator 88 sub- 
vided over an output conductor 54. The filters 42 and stantially equal to the time delay introduced into the 
52, of course, could be low pass filters rather than incoming QPSK signal by the multiplying circuit M and 
bandpass to accommodate a wider variety of data for- a multiplier 94 and comparator 96, for reasons to be set 
mats. forth. 
With the present invention, a phase adjusting circuit 
oscillator. In the oscillator 0, the incoming signal pre- P whose operation is controlled by the multiplier 94 
sent on the conductor 34 is provided through a time and comparator 96 adjusts the phase of the demodulat- 
delay circuit 56 having a time delay substantially equal ing signal from the local oscillator 0 to achieve phase 
to the time delay introduced in the multiplying circuit synchronization with one of the four phases of the 
M, multiplier 94, comparator 96, and electronic switch 35 unbalanced phase-shift keyed data in the incoming 
106. The time delayed incoming signal from the time signal. It has been found that with phase adjusting of 
delay circuit 56 is provided to a first oscillator multi- the output of the local oscillator 0 by the phase adjust- 
plier 58 over a conductor 60 and to a second oscillator ing circuit P to form a phase adjusted demodulating 
multiplier 62 over a conductor 64. signal according to the present invention, advantages 
The first oscillator multiplier 58 receives a demodu- 40 such as insusceptibility to gain and bias fluctuations or 
lating signal, I, over an input conductor 66. The other amplitude variations internal to the demodulator 
second oscillator multiplier 62 receives an oscillator are obtained. 
demodulating signal, Q,,,, in phase quadrature with the In the phase adjusting circuit P, a positive phase shift 
signal, I, provided to the multiplier 58 over the con- circuit 98 phase-shifts the demodulating signal from the 
ductor 66 from a phase shift circuit 68 which intro- 45 oscillator 88 to a positive angle to form a first alterna- 
duces a -90" phase shift into the signal present on the tive of the local reference signal I,,, indicated by a 
conductor 66. phasor 99a (FIG. 2B) corresponding with the angle of 
The multiplier 58 multiplies the demodulating signal one of the phases of the unbalanced phase-shift keyed 
Iom present on the conductor 66 with the incoming data. Similarly, a negative phase shift circuit 100 shifts 
signal on the conductor 60 to form therefrom a first 50 the phase of the demodulating signal from the oscillator 
reference tracking signal, I, which is provided over a 88 a negative angle corresponding with the angle of one 
conductor 70 to a low pass filter 72 of the oscillator 0. of the phases of the unbalanced phase-shift keyed data 
Similarly, the second oscillator 62 multiplies the oscil- to form the other alternative for the local reference 
lator demodulating signal Q,, from the phase shift signal Io,, indicated by a phasor 101a. 
circuit 68 with the incoming signal present on the con- 55 The alternative output signals from the phase shift 
ductor 64 to form a second reference tracking signal, circuits 98 and 100 for the local reference signal I, 
Q, in phase quadrature with the first reference tracking are selectively provided through a switch 106 over the 
signal I. The second reference tracking signal Q formed conductor 66 to the multiplier 58 and through the 
in the multiplier 62 is provided over a conductor 74 to phase shift circuit 68 to the multiplier 62 for me in 
a second low pass filter 76 of the oscillator 0. 60 forming the second reference tracking signal Q,, in 
The filters 72 and 76 have a cut-off frequency set to phase quadrature with the signal I,. The alternate 
pass the higher of the data bit rates in the two incoming phase quadrature local reference signals Q, are indi- 
parallel data bit streams in order to cut-off double cated by phasors 99b and 101b, in phase quadrature 
frequency product functions formed in the multipliers with the phasors 99a and lola, respectively. The 
58 and 62. The output signal I and Q of the filters 72 65 switch 106 is responsive to and controlled by the out- 
and 76 are provided over conductors 78 and 80, re- put from the comparator 96 as indicated schematically 
spectively, to a multiplier 82 which multiplies such by line 108 and may be any suitable polarity responsive 
signals together, forming therefrom an error signal electronic switching device. 
The local oscillator 0 functions as a phase-locked 30 
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The multiplier 94 forms a polarity signal controlling 
the operation of the comparator 96 and the switch 106 
by multiplying together the output data streams re- 
ceived over the conductors 44 and 54. The multiplier 
94 forms a product signal indicating by the polarity 5 
thereof whether the output demodulating signal I, 
from the oscillator 88 is to be shifted positively or nega- 
tively in phase in order to bring such demodulating 
signal into phase synchronization with the incoming 
data. When the output product signal from the multi- 10 
plier 94 is positive, the comparator % forms a signal 
causing the switch 106 to provide the output signal 
from the positive phase shift network 98 to the multipli- 
ers 58 as the local reference signal I, as indicated 
schematically in the drawings. Conversely, when the 15 
output of the multiplier 94 is negative, comparator 96 
forms a signal causing the switch 106 to provide the 
output of the negative phase shift circuit 100 to the 
multiplier 58 as the local reference signal I,.
ing quadrature phase-shift keyed data is provided to the 
multiplying circuit M to demodulate the two parallel 
data bit streams of data with the multipliers 38 and 48. 
The voltage-controlled oscillator 88 of the local oscilla- 
tor 0 forms the demodulating signal for use in the multi- 25 
plier M. The output of the oscillator 88 is further pro- 
vided through the phase-shifting circuit P, as the local 
reference signal I,., to the multiplier 58 and in quadra- 
ture as the signal Q,. to the multiplier 62 to form the 
first and second reference tracking signals I and Q. The 30 
reference tracking signals I and Q are fumished to the 
multiplier 82 to form an error signal controlling the 
output frequency of the oscillator 88 and keeping the 
demodulating signal locked to track the frequency of 
the input QPSK signal on the conductor 30. 
The demodulating signal formed in the oscillator 88 
is further provided through the phase-shifting circuit P. 
In the phase-shifting circuit P, the outputs from the 
phase shift circuit 98 and the phase shift circuit 100 are 
selectively provided through the switch 106 to the mul- 40 
tipliers 58 and 62. In this manner, the phase of the 
demodulating signal is selectively adjusted positively or 
negatively by the switch 106 according to the output 
from the comparator 96 in order to bring the demodu- 
lating signal into phase alignment with the incoming 45 
data. By adjusting the phase of the demodulating signal 
in the demodulator D according to the present inven- 
tion rather than attempting to rely on amplitude levels, 
susceptibility to gain and bias fluctuations and sensitiv- 
ity to other amplitude variations in the demodulator is 50 
overcome. 
It should be understood that the phase shifts intro- 
duced into the output of the oscillator 88 by the phase 
shift circuits 98 and 100 are representative and not 
included by way of limitation, since as has been set 55 
forth the particular amount of unbalanced phase shift 
in the incoming data is determined by the relative 
power levels of the signals in the two parallel data bit 
streams of the incoming data. Further, it should be 
understood that the phase adjusting demodulation 60 
technique of the present invention is also suitable for 
use with balanced phase-shift keyed data. In such a 
situation, the phase shifts imposed by the phase shift 
networks 98 and 100 would be +45" and -45", while 
the filters 42 and 52 would be centered at a like center 65 
frequency. ance of the demodulator. 
The foregoing disclosure and description of the in- 
vention are illustrative and explanatory thereof, and 
various changes in the size, shape and materials as well 
as in the details of the illustrated construction may be 
made without departing from the spirit of the inven- 
tion. 
We claim: 
1. An apparatus for demodulating quaternary phase- 
shift keyed data from an incoming signal, comprising: 
a. local oscillator means for forming a demodulating 
signal; 
b. phase adjusting means for adjusting the phase of 
the demodulating signal to achieve phase synchro- 
nization with one of the four phases of the quater- 
nary phase-shift keyed data in the incoming signal; 
and 
c. means for multiplying the demodulating signal with 
the incoming signal to demodulate the data there- 
from. 
2. The apparatus of claim 1, wherein the incoming 
data represents two parallel data bit streams and said 
a. first multiplier means for multiplying the demodu- 
lating signal with the incoming signal to demodu- 
late a first one of the parallel data bit streams from 
the incoming signal; 
b. quadrature means for forming a quadrature de- 
modulating signal in phase quadrature with the 
demodulating signal; and 
c. second multiplier means for multiplying the quad- 
rature demodulating signal with the incoming sig- 
nal to demodulate the second of the parallel data 
bit streams from the incoming signal. 
3. The apparatus of claim 1, wherein said phase ad- 
a. positive phase shift means for phase shifting the 
demodulating signal an angle corresponding with 
the angle of one of the phases of the unbalanced 
phase-shift keyed data; and 
b. negative phase shift means for phase shifting the 
demodulating signal an angle corresponding with 
the angle of one of the phases of the unbalanced 
phase-shift keyed data. 
In the operation of the present invention, the incom- 20 means for multiplying comprises: 
justing means comprises: 
35 
4. The apparatus of claim 1, further including: 
a. first oscillator multiplier means for multiplying the 
phase adjusted demodulating signal with the in- 
coming signal to form a first reference tracking 
signal; 
b. means for forming an oscillator demodulating sig- 
nal in phase quadrature with the phase adjusted 
demodulating signal; and 
c. second oscillator multiplier means for multiplying 
the oscillator demodulating signal with the incom- 
ing signal to form a second reference tracking sig- 
nal in phase quadrature with the first reference 
tracking signal. 
5. The apparatus of claim 4, wherein said local oscil- 
lator means comprises: 
a. multiplier means for multiplying the first and sec- 
ond reference tracking signals together to form an 
error signal; 
b. voltage controlled oscillator means for forming the 
demodulating signal in response to the error signal 
from said multiplier means. 
6. The apparatus of claim 5, further including: 
loop filter means responsive to the error signal for 
determining the acquisition and tracking perform- 
7. The apparatus of claim 4, wherein said phase ad- 
justing means comprises: 
7 
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a. positive phase shift means for phase shifting the 
demodulating signal an angle corresponding with 
the angle of one of the phases of the unbalanced 
phase-shift keyed data; and 
b. negative phase shift means for phase shifting the 5 
demodulating signal an angle corresponding with 
the angle of one of the phases of the unbalanced 
phase-shift keyed data. 
b. forming a quadrature demodulating signal in phase 
quadrature with the demodulating signal; and 
c. multiplying the quadrature demodulating signal 
with the incoming signal to demodulate the second 
of the parallel data bit Streams from the incoming 
signal. 
14- The method Of claim 12, wherein said step of 
phase adjusting comprises the step of: 
selectively shifting the phase of the demodulating 
with the angle of one of the phases of the unbal- 
said positive phase shift means or said negative anced phase-shift keyed data. 
shift means to said first oscillator multiplier means The method of claim 12, further including the 
and said means for forming an oscillator demodu- 
lating signal. 15 a. multiplying the phase adjusted demodulating signal 
9. The apparatus of claim 8, wherein the incoming with the incoming signal to form a first reference 
data represents two parallel data streams and further tracking signal; 
including: b. forming an oscillator demodulating signal in phase 
a. multiplier means for forming a product of the two quadrature with the phase adjusted demodulating 
parallel data streams; and 20 signal; and 
b. comparator means for controlling said switch C. multiplying the oscillator demodulating signal with 
means based on the polarity of the product formed the incoming signal to form a second reference 
in said multiplier means. tracking signal in phase quadrature with the first 
reference tracking signal. 
16. The method of claim 15, wherein said step of 
forming a demodulating signal comprises the steps of: 
a. multiplying the first and second reference tracking 
b. forming the demodulating signal in response to the 
17. The method Of claim 15, wherein said incoming 
data represents two parallel data bit StPZamS and said 
step Of multiplying comprises: 
a. multiplying the demodulating signal with the in- 
allel data bit streams from the incoming signal; 
b. forming a quadrature demodulating signal in phase 
quadrature with the demodulating signal; and 
c. multiplying the quadrature demodulating signal 
of the parallel data bit streams from the incoming 
signal. 
18. The method of claim 12, wherein the incoming 
data is unbalanced quaternary phase-shift keyed data, 
said step of adjusting comprises adjusting the phase 
of the demodulating signal to achieve phase syn- 
chronization with one of the four phases of the 
unbalanced phase-shift keyed data in the incoming 
signal. 
8. The apparatus of claim 7, further including: 
switch means for selectively providing the output of lo signa1 a negative Or positive angle 
steps of: 
10. The apparatus of claim 1, further including: 
loop filter means for determining the acquisition and 25 
11. The apparatus of claim 1, wherein the incoming 
data is unbalanced quaternary phase-shift keyed data, 
and wherein: 
tracking performance of the demodulator. 
signals together to form an error signal; 
error Signal so fOrmed- said phase adjusting means comprises means for ad- 30 
justing the phase of the demodulating signal to 
achieve phase synchronization with one ofthe four 
phases of the unbalanced phase-shift keyed data in 
the incoming signal. 
12. A method of demodulating quaternary phase- 35 coming signal to demodulate a One Of the Par- 
shift keyed data from an incoming signal comprising 
the steps of: 
a. forming a demodulating signal; 
b* adjusting the phase Of the demodulating to 40 with the incoming signal to demodulate the second achieve phase synchronization with one of the four 
phases of the phase-shift keyed data in the incom- 
ing signal; and 
c. multiplying the demodulating signal With the in- 
coming signal to demodulate the data therefrom. 
13. The method of Claim 12, wherein said incoming 
data represents two parallel data bit streams and said 
step of multiplying comprises: 
a. multiplying the demodulating signal with the in- 
45 and wherein: 
coming signal to demodulate a first one of the par- 50 
allel data bit streams from the incoming signal; * * * * *  
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